The Intel 8086 microprocessor architecture is designed for two modes namely the minimum mode and the maximum mode. When only one 8086 CPU is to be used in a microcomputer system the 8086 is used in the minimum mode. In this mode, the CPU issues the control signals required by memory and input/output device. In a multiprocessor system, it operates in maximum mode, in this mode, the control signals are generated with the help of an external bus controller (8088).
In this “Overview of Intel 8086 - Microprocessors” you will learn about the following topics:
- Block Diagram of Intel 8086
- Pin Diagram of Intel 8086
- Control Signals
- Introduction to 8086 Microprocessor
- Differentiate Between 8085 Microprocessor and 8086 Microprocessor
- Architecture
- Execution Unit (EU)
- ID (Instruction Decoder), Control Unit, ALU, Data Group (Arithmetic Register), Pointer and Index Register, Flag Register, Conditional Flags, Control Flags
- Bus Interface Unit (B.I.U)
- Address/Data Bus, Instruction Pointer, Segment Register, Queue Register (Instruction Register)
- Addressing Mode
- Immediate Addressing Mode, Register Addressing Mode, Direct Addressing, Register Indirect Addressing Mode, Register Relative Addressing Mode, Base and Indexed Addressing Mode, Relative Based and Index Addressing Mode
- Addressing Mode for Input/output Ports
- Direct, Indirect
- Instruction Set
- Data Transfer Group, Arithmetic Instructions, Bit Manipulation Instruction, String Instructions, Iteration Control Instructions, Process Control Instructions, Interrupt Instructions
- Assembly Language Programming in 8086 Microprocessor
==== Point to Note ====
If you like to contribute, you can mail us BCA Notes, BCA Question Collections, BCA Related Information, and Latest Technology Information at [email protected].
See your article appearing on BCA Notes (Pokhara University) main page with your designation and help other BCA Students to excel.
Please write comments if you find anything incorrect, or you want to share more information about the topic discussed above.
0 Comments